



Introduction to Digital Design

Week 8: Finite State Machines

Yao Zheng
University of Hawai'i at Mānoa
Department of Electrical and Computer Engineering

1


Overview

- FSM model to capture sequential behavior
 - FSM: describe timing behavior of sequential circuit.
 - States, and transitions among states.
- FSM as a Controller
 - Controller-Datapath architecture.
 - Controller design process.
 - Convert FSM to a circuit.
 - Convert a circuit to FSM.
- Miscellaneous
 - Common mistakes when capturing FSMs.
 - Metastability
 - Glitching

2

Finite-State Machines (FSMs) and Controllers

- Want sequential circuit with particular behavior over time
- Example: Laser timer
 - Pushing button causes $x=1$ for exactly 3 clock cycles
 - Precisely-timed laser pulse
 - How? Let's try three flip-flops
 - $b=1$ gets stored in first D flip-flop
 - Then 2nd flip-flop on next cycle, then 3rd flip-flop on next
 - OR the three flip-flop outputs, so x should be 1 for three cycles



Bad job – what if button pressed a second time during those 3 cycles?

3

Need a Better Way to Design Sequential Circuits

- Also bad because of ad hoc design process
 - How create other sequential circuits?
- Need
 - A way to capture desired sequential behavior
 - A way to convert such behavior to a sequential circuit


Step	Description
Step 1: Capture behavior	2A: Create equations 2B: Implement as a gate-based circuit

Like we had for designing combinational circuits

4

Capturing Sequential Circuit Behavior as FSM

- Finite-State Machine (FSM)
 - Describes desired behavior of sequential circuit
 - Akin to Boolean equations for combinational behavior
- List states, and transitions among states
 - Example: Toggle x every clock cycle
 - Two states: "Lo" ($x=0$), and "Hi" ($x=1$)
 - Transition from Lo to Hi, or Hi to Lo, on rising clock edge (clk^+)
 - Arrow points to initial state (when circuit first starts)




Depicting multi-bit or other info in a timing diagram

5

FSM Example: Three Cycles High System


- Want 0, 1, 1, 1, 0, 1, 1, 1, ...
 - For one clock cycle each
- Capture as FSM
 - Four states: 0, first 1, second 1, third 1
 - Transition on rising clock edge to next state



6

Three-Cycles High System with Button Input

- Four states
- Wait in "Off" while b is 0 ($b' \cdot \text{clk}^{\wedge}$)
- When b is 1 ($b \cdot \text{clk}^{\wedge}$), transition to On1
 - Sets $x=1$
 - Next two clock edges, transition to On2, then On3
- So $x=1$ for three cycles after button pressed




7

FSM Simplification: Rising Clock Edges Implicit

- Every edge ANDed with rising clock edge
- What if we wanted a transition *without* a rising edge


- We don't consider such asynchronous FSMs – less common, and advanced topic
- Only consider **synchronous** FSMs – rising edge on every transition

Note: Transition with no associated condition thus transitions to next state on next clock cycle



8


FSM for Three-Cycles High Laser Timer



9

FSM Definition

- FSM consists of
 - Set of states
 - Ex: {Off, On1, On2, On3}
 - Set of inputs, set of outputs
 - Ex: Inputs: {b}, Outputs: {x}
 - Initial state
 - Ex: "Off"
 - Set of transitions
 - Each with condition
 - Describes next states
 - Ex: Has 5 transitions
 - Set of actions
 - Sets outputs in each state
 - Ex: $x=0$, $x=1$, $x=1$, and $x=1$




We often draw FSM graphically, known as **state diagram**

Can also use table (state table), or textual languages

10

FSM Example: Secure Car Key


- Many new car keys include tiny computer chip
 - When key turned, car's computer (under engine hood) requests identifier from key
 - Key transmits identifier
 - Else, computer doesn't start car
- FSM
 - Wait until computer requests ID ($a=1$)
 - Transmit ID (in this case, 1 1 0 1)




11

FSM Example: Secure Car Key (cont.)

- Nice feature of FSM
 - Can evaluate output behavior for different input sequence
 - Timing diagrams show states and output values for different input waveforms





Q: Determine states and r value for given input waveform:



12

Ex: Earlier Flight-Attendant Call Button

- Previously built using SR latch, then D flip-flop
- Capture desired bit storage behavior using FSM instead
 - Clear and precise description of desired behavior
 - We'll later convert to a circuit



13



How To Capture Desired Behavior as FSM

- List states**
 - Give meaningful names, show initial state
 - Optionally add some transitions if they help
- Create transitions**
 - For each state, define all possible transitions leaving that state.
- Refine the FSM**
 - Execute the FSM mentally and make any needed improvements.

14

FSM Capture Example: Code Detector



- Unlock door ($u=1$) only when buttons pressed in sequence:
 - start, then red, blue, green, red
- Input from each button: s, r, g, b
 - Also, output a indicates that some colored button pressed
- Capture as FSM
 - List states**
 - Some transitions included



15

FSM Capture Example: Code Detector



- Capture as FSM
 - List states**
 - Create transitions**



16



FSM Capture Example: Code Detector

- Capture as FSM
 - List states**
 - Create transitions**
 - Repeat for remaining states
 - Refine FSM**
 - Mentally execute
 - Works for normal sequence
 - Check unusual cases
 - All colored buttons pressed
 - Door opens!
 - Change conditions: other buttons NOT pressed also



17

FSM Capture Example: Code Detector



18

17

18

3.4

Controller Design

Laser timer FSM

- Converting FSM to sequential circuit
 - Circuit called *controller*
 - Standard controller architecture
 - State register stores encoding of current state
 - e.g., Off:00, On1:01, On2:10, On3:11
 - Combinational logic computes outputs and next state from inputs and current state
 - Rising clock edge takes controller to next state

General form

Laser timer controller

19

19

Controller Design Process

Step	Description
Step 1: Capture the behavior	Create an FSM that describes the desired behavior of the controller.
2A: Set up architecture	Use state register of appropriate width and combinational logic. The logic's inputs are the state register bits and the FSM inputs; outputs are next state bits and the FSM outputs.
2B: Encode the states	Assign unique binary number (encoding) to each state. Usually use fewest bits, assign encoding to each state by counting up in binary.
Step 2: Convert to circuit	Translate FSM to truth table for combinational logic such that the logic will generate the outputs and next state signals for the given FSM. Ordering the inputs with state bits first makes the correspondence between the table and the FSM clear.
2C: Fill in the truth table	
2D: Implement combinational logic	Implement the combinational logic using any method.

20

20

Controller Design: Laser Timer Example

- Step 1: Capture the FSM**
 - Already done
- Step 2A: Set up architecture**
 - 2-bit state register (for 4 states)
 - Input b, output x
 - Next state signals n1, n0
- Step 2B: Encode the states**
 - Any encoding with each state unique will work

21

21

Controller Design: Laser Timer Example (cont)

- Step 2C: Fill in truth table**

	Inputs			Outputs		
	s1	s0	b	x	n1	n0
Off	0	0	0	0	0	0
Off	0	0	1	0	0	1
On1	0	1	0	1	1	0
On1	0	1	1	1	1	0
On2	1	0	0	1	1	1
On2	1	0	1	1	1	1
On3	1	1	0	1	0	0
On3	1	1	1	1	0	0

22

22

Controller Design: Laser Timer Example (cont)

- Step 2D: Implement combinational logic**

	Inputs			Outputs		
	s1	s0	b	x	n1	n0
Off	0	0	0	0	0	0
Off	0	0	1	0	0	1
On1	0	1	0	1	1	0
On1	0	1	1	1	1	0
On2	1	0	0	1	1	1
On2	1	0	1	1	1	1
On3	1	1	0	1	0	0
On3	1	1	1	1	0	0

$x = s1 + s0$ (note that $x=1$ if $s1=1$ or $s0=1$)
 $n1 = s1's0b' + s1's0b + s1s0'b' + s1s0'b$
 $n1 = s1's0 + s1s0'$
 $n0 = s1's0'b + s1s0'b' + s1s0'b$
 $n0 = s1's0'b + s1s0'$

23

23

Controller Design: Laser Timer Example (cont)


- Step 2D: Implement combinational logic (cont)**

	Inputs			Outputs		
	s1	s0	b	x	n1	n0
Off	0	0	0	0	0	0
Off	0	0	1	0	0	1
On1	0	1	0	1	1	0
On1	0	1	1	1	1	0
On2	1	0	0	1	1	1
On2	1	0	1	1	1	1
On3	1	1	0	1	0	0
On3	1	1	1	1	0	0


$x = s1 + s0$
 $n1 = s1's0 + s1s0'$
 $n0 = s1's0'b + s1s0'$

24

24




25




26

- Want simple sequential circuit that converts button press to single cycle duration, regardless of length of time that button was actually pressed
 - We assumed such an ideal button press signal in earlier example, like the button in the laser timer controller


26




27



28



29



30

Reverse Engin. the D-flip-flop Flight Atten. Call Button

Call button
Cancel button

Blue light

2C:

Inputs				Outputs	
Q	Call	Cncel	D	L	
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	1	0
0	1	1	1	0	1
1	0	0	1	1	1
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	1	0	0

Truth table

Light Off

Light On

2B: (Un)encode states

2A: Set up arch (nothing to do)

Step 1: FSM (get from table)

Call' LightOff

Call'' LightOn

Cncel'+Call

Call+ Cncel

LightOff

LightOn

L=0

L=1

Call

Inputs: Call, Cncel Outputs : L

31

31

Common Mistakes when Capturing FSMs

- Non-exclusive transitions
- Incomplete transitions

The diagram illustrates two common mistakes in capturing FSMs:


Non-exclusive transitions: The top diagram shows a state with two outgoing transitions labeled 'a' and 'b' to two different states. Below it, the text asks "ab=11 – next state?". The bottom diagram shows the same state with two outgoing transitions labeled 'a' and 'a'b' to two different states. A large blue arrow points from the top diagram to the bottom one, indicating a transformation or a common mistake.

Incomplete transitions: The top diagram shows a state with two outgoing transitions labeled 'a' and 'a'b' to two different states. Below it, the text asks "what if ab=00?". The bottom diagram shows the same state with a self-loop labeled 'a'b'' and two outgoing transitions labeled 'a' and 'a'b' to two different states. A large blue arrow points from the top diagram to the bottom one, indicating a transformation or a common mistake.

32

Verifying Correct Transition Properties

- Can verify using Boolean algebra
 - Only one condition true: AND of each condition pair (for transitions leaving a state) should equal 0 $\rightarrow$ proves pair can never simultaneously be true
 - Only one condition true: OR of all conditions of transitions leaving a state) should equal 1 $\rightarrow$ proves at least one condition must be true
 - Example



Answer:

$$a * a'b$$

$$= (a * a') * b$$

$$= 0 * b$$

$$= 0$$

OK!

$$a + a'b$$

$$= a'(1+b) + a'b$$

$$= a' + a'b + a'b$$

$$= a' + (a+a')b$$

$$= a' + b$$

FAILS! Might not be 1 (i.e., $a=0$, $b=0$)

Q: For shown transitions, prove whether:

- * Only one condition true (AND of each pair is always 0)
- * One condition true (OR of all transitions is always 1)

33

33

Verifying transition properties

- Recall code detector FSM
 - We "fixed" a problem with the transition conditions
 - Do the transitions obey the two required transition properties?
 - Consider transitions of state *Start*, and the "only one true" property

ar^*a^*
 $= (a^*a)^*$
 $= 0$

$a^*a(r^*+b+g)$
 $= 0^*r$
 $= 0$

$ar^*a(r^*+b+g)$
 $= (a^*a)^*(r^*+b+g) = 0^*(r^*+b+g)$
 $= (a^*a)^*r(r^*+b+g) = a^*r^*(r^*+b+g)$
 $= ar^*+arb+arg$
 $= a^*b+arg$
 $= ar(b+g)$

Intuitively, press red and blue buttons at same time: conditions *ar*, and *a(r+b+g)* will both be true. Which one should be taken?

Q: How to solve?

A: *ar* should be *arb^*g* (likewise for *ab*, *ag*)

Fails! Means that two of Start's transitions could be true

Note: As evidence the pitfall is common, we admit the mistake was not initially intentional. A reviewer of an earlier edition of the book caught it. 34

34

Simplifying Notations

- FSMs
 - Assume unassigned output implicitly assigned 0
- Sequential circuits
 - Assume unconnected clock inputs connected to same external clock

The diagram illustrates the simplification of notation for FSMs and sequential circuits. It shows two state transition diagrams for FSMs and two block diagrams for sequential circuits, with arrows indicating the mapping from the simplified notation to the detailed diagrams.

FSM Simplification:

- Top FSM:** Two states. State 1: $a=0, b=1, c=0$. State 2: $a=0, b=0, c=1$. A transition arrow points from State 1 to State 2.
- Bottom FSM:** Two states. State 1: $b=1, c=1$. State 2: $b=0, c=1$. A transition arrow points from State 1 to State 2.

Sequential Circuit Simplification:

- Top Circuit:** A block diagram showing a clock input clk connected to the clock inputs of two flip-flops. The outputs of the flip-flops are connected to a logic block. The logic block has two inputs, a and b , and one output.
- Bottom Circuit:** A block diagram showing a clock input clk connected to the clock inputs of two flip-flops. The outputs of the flip-flops are connected to a logic block. The logic block has two inputs, a and b , and one output.

35

Mathematical Formalisms

- Two formalisms to capture behavior thus far
 - Boolean equations for combinational circuit design
 - FSMs for sequential circuit design
- Not *necessary*
 - But tremendously *beneficial*
 - Structured methodology
 - Correct circuits
 - Automated design, automated verification, many more advantages


36

36

More on Flip-Flops and Controllers

- Non-ideal flip-flop behavior

- Can't change flip-flop input too close to clock edge
- Setup time: time D must be stable *before* edge
 - Else, stable value not present at internal latch
- Hold time: time D must be held stable *after* edge
 - Else, new value doesn't have time to loop around and stabilize in internal latch



37

37


Metastability

- Violating setup/hold time can lead to bad situation

- Metastable state:** Any flip-flop state other than stable 1 or 0
 - Eventually settles to either, but we don't know which
- For internal circuits, we can make sure to observe setup time
- But what if input is from external (asynchronous) source, e.g., button press?

- Partial solution

- Insert synchronizer flip-flop for asynchronous input
 - Special flip-flop with very small setup/hold time




38

38

Metastability

- Synchronizer flip-flop doesn't completely prevent metastability
 - But reduces probability of metastability in dozens/hundreds of internal flip-flops storing important values
- Adding more synchronizer flip-flops further reduces probability
 - First ff likely stable before next clock; second ff very unlikely to have setup time violated
- Drawback: Change on input is delayed to internal flip-flops
 - By three clock cycles in below circuit




39


39

Example of Reducing Metastability Probability

- Recall earlier secure car key controller



Adding synchronizer flip-flop reduces metastability probability in state register, at expense of 1 cycle delay



40

40

Flip-Flop Set and Reset Inputs


- Some flip-flops have additional reset/set inputs

- Synchronous

- Synch. reset: Clears Q to 0 on next clock edge
- Synch. set: Sets Q to 1 on next clock edge
- Have priority over D input

- Asynchronous

- Asynch. reset: Clear Q to 0, independent of clock
 - Example timing diagram shown
- Asynch. set: set Q to 1, indep. of clock



41

41


Initial State of a Controller

- All our FSMs had initial state

- But our sequential circuits did not
- Can accomplish using flip-flops with reset/set inputs
 - Shown circuit initializes flip-flops to 01

- Designer must ensure reset-controller input is 1 during power up of circuit
 - By electronic circuit design

Controller with reset to initial state 01 (assuming state Off was encoded as 01).




42

42

Glitching

- Glitch: Temporary values on outputs that appear soon after input changes, before stable new output values
- Designer must determine whether glitching outputs may pose a problem
 - If so, may consider adding flip-flops to outputs
 - Delays output by one clock cycle, but may be OK
 - Called *registered output*




Laser timer controller with flip-flop to prevent glitches on x from unintentionally turning on laser

43

43

Glitching

- Alternative registered output approach, avoid 1 cycle delay:
 - Add extra state register bit for each output
 - Connect output directly to its bit
 - No logic between state register flip-flop and output, hence no glitches




But, uses more flip-flops, plus more logic to compute next state

44

44


Product Profile: Pacemaker



45

45

Product Profile: Pacemaker




Basic pacemaker

46

46

Product Profile: Pacemaker



Atrioventricular pacemaker

47

47

Summary

- FSM model to capture sequential behavior
 - FSM: describe timing behavior of sequential circuit.
 - States, and transitions among states.
- FSM as a Controller
 - Controller-Datapath architecture.
 - Controller design process.
 - Convert FSM to a circuit.
 - Convert a circuit to FSM.
- Miscellaneous
 - Common mistakes when capturing FSMs.
 - Metastability
 - Glitching

48

48